This paper compares the operating capabilities of STATCOMs based on Modular Multilevel Cascaded Converters (MMCC) using star and delta connections, with special attention to unbalanced load compensation. Zero sequence voltage for star connection, and zero sequence current for delta, need to be applied to overcome the phase cluster DC-voltage unbalance. Expressions are derived for both zero sequence elements as functions of the degree of load unbalance defined as the ratio of negative to positive sequence load current. They show that the zero sequence voltage in star connection reaches a very high level as the degree of load unbalance increases, making the MMCC DC-link voltage too high for correct functioning. However the delta connected MMCC can cope with the high level of load current unbalance. Experimental results are presented to validate this analysis.
Introduction
The Voltage Source Converter (VSC) based-Static Synchronous Compensator (STATCOM) is now an established and highly effective device for voltage control and reactive power compensation in power networks [1] [2] [3] . Compared to its predecessors, such as the thyristor-controlled SVC, the STATCOM has the advantages of fast response, high flexibility and low harmonic injection to the grid. With continuing changes in power systems, notably electricity market deregulation, increasing interconnection and wider use of the less predictable renewable energy sources, the need for development of STATCOMs and other FACTS devices, such as Synchronous Series Compensator (SSSC), Unified Power Flow Controller (UPFC), becomes ever more pressing. Important aspects are the selection of installation locations, the selection and optimal parameter tuning for STATCOM and other FACTS devices, to deliver high performance control of voltage and power and damp out disturbances during transient states [4] [5] [6] . On the other hand, worldwide interest has been drawn to Modular Multi-level Cascaded Converters (MMCC) as possible next-generation inverters for STATCOMs and many other applications [7] [8] [9] in medium and high voltage (11 kV up to 200 kV) power systems. The commonly accepted MMCC uses single-phase H-bridge VSCs as fundamental building blocks which are serially stacked to form a phase limb. The three-phase limbs of an MMCC may be in either star or delta connection, hence being classified as Single-Star Bridge Converter MMCC (SSBC-MMCC) and Single-Delta Bridge Converter MMCC [10] [11] [12] .
With proper control, STATCOMs can be equally capable for unbalanced load mitigation. Typical causes of unbalance are large single-phase loads such as traction drives, arc furnaces, adjustable speed drives and switch-mode power supplies. Renewable energy sources frequently appear as unbalanced generators, rather than loads.
Such loads cause unbalanced line voltage drops, and hence unbalanced network voltages at the point of common coupling. All loads connected to the affected points would be supplied with distorted unbalanced voltages, causing undesired effects of equipment malfunction, resonance and even damage, and low power factor and increased line losses and harmonics in power systems. When using a STATCOM to compensate the unbalanced load current, it should identify and then actively supply the required negative-sequence component of the load current, thus rebalancing the currents at the point of common coupling (PCC). The STATCOM converters used for this application are typically two-level H-bridge types with step-up transformers, [13, 14] while classical multilevel converters, such as Neutral Point Clamped (NPC) types, have also been applied [15] . Recently both SSBC-MMCC and SDBC-MMCC-based STATCOMs have been investigated for use in unbalanced current compensation [16] [17] [18] [19] [20] [21] , though these treatments are all for unbalance caused by PV power generation. Benefits of MMCC-based STATCOMs over conventional topologies are modularity and hence scalability, using their modular nature to extend to any voltage level required without step-up transformers [19] [20] [21] , and good output voltage waveform quality at low switching frequencies. The switching and clamping devices in an MMCC can be rated at modular level, enabling it to use devices rated at lower powers and withstanding lower voltage stresses. However when an MMCC-based STATCOM operates under unbalanced loading it faces the challenge of DC-link voltage imbalance. This is caused by non-zero active power flowing between the converter phase limbs. Where the STATCOMs of two-level or classical multilevel converters can have three phase limbs sharing a common dc-link, for MMCCs the stacked H-bridge modules have their respective DC-capacitors isolated from each other, so no active power exchange between phases is possible. Consequently DClink voltages may drift away from their desired levels, resulting in STATCOM malfunction and excessive device stress or damage. Various methods for addressing this problem have been investigated [16, 22, 23] ; one approach for SSBC MMCC is to inject a sinusoidal zero-sequence voltage to balance the power between phase clusters [23, 24] . This, however, restricts the STATCOM's capability in load unbalance compensation since the total DC-link capacitor voltage available in each phase cluster is reduced. Other approaches being proposed for extending the compensation level are in the context of using MMCCs for grid-connected PV systems [25] [26] [27] [28] where the idea is to inject a non-sinusoidal zero sequence voltage with harmonic contents across each cluster. In the case of the SDBC MMCC, the proposed approach has been to inject a zero sequence current [15, 20] . In [29] , the authors gave a detailed analysis on the limitations of various methods for both the SSBC and SDBC MMCCs, assuming applications requiring active power injection into the grid system and not yet treating reactive power and unbalanced load compensation. Authors in [23] illustrated the relationship between the cluster voltage references and the degree of current imbalance but not specifying the operating range of the SSBC inverter for unbalanced load compensation.
This paper investigates the MMCC STATCOM for both reactive power and unbalanced current compensations. A new result from the work is the detailed derivation of explicit expressions for the zero sequence voltage as a function of the degree of load current imbalance for the SSBC converter, and for zero sequence current as a function of load current imbalance for the SDBC. These equations will enable the quantifications of the converter ratings required or compensating a given degree of load unbalance. The analysis will give the operation range limits of both types of MMCC-STATCOMs when operating under unbalanced loading and while performing voltage and power factor regulation.
The paper is structured as follows. Section 2 presents the circuit configurations of the SSBC and SDBC MMCC when the building blocks are either two-level H-bridge or three-level full-bridge flying capacitor converters (3L-FCC). Section 3 presents the problems of unbalanced voltage caused by non-zero active power for both types of STATCOM when compensating an unbalanced load. Subsequently their individual control schemes are discussed in Section 4. In Section 5, the operating ranges of both SSBC and SDBC are analysed. To validate this analysis, experimental results are discussed in Section 6.
Circuit configurations of MMCC-based STATCOMS
An MMCC-based STATCOM may be in either star (SSBC) or delta connections (SDBC) as illustrated in Fig. 1(a) and (b) respectively. For SSBC the neutral points of the supply and converter sides are not connected together. The basic cells in the phase clusters can be either two level H-bridge (2L-HB) or three level flying capacitor cells (3L-FCC). Both topologies, outlined below, have been used for STATCOM applications [10, 11] .
Analysis of inter cluster DC-voltage imbalance
For both SSBC and SDBC MMCC-based STATCOMs, irrespective of their cell topology, when they are used for unbalanced load compensation, the problems of DC voltage imbalance between the three phase clusters (inter-cluster) occurs. This is due to the compensating negative sequence current generating a non-zero active power inside the converter clusters thus resulting in sub-module DC capacitor voltages to be unbalance. This imbalance can be analysed for both converter configurations as follows.
The SSBC MMCC-based STATCOM
The phase voltages at the point of common coupling (PCC) having magnitude V P and phase angle u VP can be written as:
For unbalanced load compensation the STATCOM reference phase currents comprise a positive and negative sequence components, I P and I n , given as: 
The first term in each of the above three expressions is the active power due to positive-sequence current for compensating converter losses. This power is taken from the grid and is equal for the three phases and is regulated through the active power control as will be discussed in Section 4.1. The second terms are crossproducts of positive and negative sequence voltage and current, they are non-zero and not equal. The isolated DC-links of the stacked modules in each phase cluster do not allow active power exchange between phases, resulting in inter cluster DC-link voltage imbalance.
An effective method involves adding a common zero-sequence voltage to the inverter star point M. such that the active power generate by the zero sequence cancels out the effect of the nonzero active power terms in each phases without interfering with the three-phase voltage and current at the network side.
The SDBC-based STATCOM
In this case the-per phase cluster powers are based on voltage across each phase limb and current flowing through it. Note that the line-to-line voltage at PCC v ab corresponds to converter delta phase limb voltages v pDn (n = a, b, c) and are expressed as:
So the active power per phase is given as:
Similar to the SSBC case the non-zero and non-equal active powers expressed by the second terms of the above power equations would cause cluster DC-voltages imbalance and the method to overcome this is to inject a zero sequence current i o through the converter phase clusters to ensure the active power due to negative current across each cluster is nullified.
Inter cluster voltage balancing control
As mentioned earlier the voltage balance control for SSBC configuration relies on deriving zero-sequence voltage v o and that for SDBC needs zero-sequence current i o . Both can be obtained based on evaluating the required phase powers P a ⁄ , P b ⁄ , P c ⁄ (cluster active powers) which can ensure balanced phase-cluster voltages using voltage feedback loops. These active power evaluations are discussed below.
Active power/current evaluation
As shown in (3) and (6) respectively, there are two active power elements flowing through each phase limb. The first element, due to compensating converter losses, depends on the active current, I d_ref , required for maintaining the average value of the three phase-limb DC-bus voltages to the nominal level. This current can be evaluated using the well-known DC-bus voltage feedback control scheme as illustrated in Fig. 2(a) . Obtaining the average value, V DC _ avg , of the three phase-limb DC-link voltages requires calculating per phase limb average DC voltage. This can be done by averaging the measured individual module voltages within the corresponding phase chain, so the DC-link average voltages for each phase are given respectively as:
where n mp denotes the number of sub-modules per phase and V DC _ avg can be evaluated as:
For the second power element which is the negative sequence active power relies on implementing a cluster voltage balancing control scheme since it is this power flowing in and out of each converter phase limb causing the imbalance of the phase limb DC-link voltages. As shown in Fig. 2 (b) this cluster voltage balancing control consist of three PI regulators respectively for each phase limb. The reference voltage for the three voltage controllers is the same average voltage V DC _ avg evaluated in (8) and feedback voltages are the respective phase limb average voltages (i.e. V DC_a , V DC_b and V DC_c ) as derived by (7) . The output of each regulator generates the reference active power for the corresponding phase of the STATCOM converter and will be used to determine the common zero sequence components to be injected in both configurations.
SSBC: zero-sequence voltage v o estimation
Estimation of v o follows the principle that the sum of active power caused by the injected zero sequence voltage and that of existing active power expressed in (3) should balance the reference powers from cluster voltage control loop in Fig. 2(b) . Thus the equations for power across each phase including the term due to v o are written as:
Any two of the above three power equations can be used to determine the amplitude and phase angle of v o . Assuming the first two are used they can be written as:
ÞÞ ð10Þ
and their more compact forms are given as:
Simplifying (11) yields:
where ðX a1 ¼ I p cosu ip þ I n cosu in ; X a2 ¼ I p sinu ip þ I n sinu in , and its time domain instantaneous voltage is expressed as:
where h ¼ xt is the synchronous rotating angle created by the phase locked loop (PLL).
SDBC: zero-sequence current i o estimation
In this case the cluster active powers evaluated from voltage feedback control (Fig. 2(b) ) are P ab , P bc and P ca , and are equal to the sum of active power caused by the injected zero sequence current i o and that of existing active power expressed in (6), thus we have,
Any two power equations above can be used to determine the amplitude and phase angle of i o , and the first two are chosen they can be written as:
where
From (17) the zero sequence current amplitude and phase angle can be derived as:
and its time domain instantaneous formular is expressed as
Fig . 3 shows the flowchart of the control algorithm for both SSBC and SDBC STATCOMs for performing reactive power and unbalanced load compensations. Firstly the negative sequence and positive sequence reactive currents are extracted from the measured load current, leaving only the positive sequence active currents which will be supplied by the source at PCC. Meanwhile the required active current due for the overall sub-module dc capacitor voltage balancing is computed. Both these current elements are combined to form the STATCOM reference value for its current control. The next step involves evaluating the magnitude and angle of zero sequence components (v o for SSBC and i o for SDBC). These use the currents evaluated from the first step, PCC voltages and the inter-cluster active powers and apply Eqs. (12) and (13) or (18) and (20) . The calculated zero sequence components are then combined with the reference converter voltages obtained from the current control loop, forming the reference voltage signals required by the PWM scheme for the converter switching control.
Analysis and comparison of operation ranges
There is an adverse effect caused by injecting the common zero sequence voltage and current respectively to SSBC and SDBC converters for balancing their inter phase cluster sub-module DC-link voltages. That is the capability of the converters in compensating the grid unbalanced load may be reduced due to the total DC-link capacitor voltage/current available in each cluster being limited. This can be analysed by investigating the variations of v o and i o as functions of the degree of load unbalance which is defined by the modulus of ratio of negative and positive sequence currents give as:
SSBC: zero sequence voltage VS degree of unbalance
The amplitude and phase angle of the sinusoidal zero sequence voltage v o are expressed respectively by Eqs. (12) and (13), substituting their corresponding terms in (14) and expanding sine term using trigonometric identity gives-
Dividing the RHS term numerator and denominator by cos u o gives;
According to u o given by (13) ,
Substituting tan u o in (23) by the above expression and rearrange we have;
Simplifying (25) to show explicitly the variation of v o with respect to I p and I n , we process its numerator (N) and denominator (D) separately, and combine the results, the derivation process is given in Appendix A. The derived expression for v o as a function of I P and I n is given as: 
where A a1 and A b1 are the power terms as expressed in Appendix A.
As seen from (26) The maximum value of v o is generated at specific phases u in ¼ Àp=2 rad;p=6 rad and 2p=3 rad while minima occur at u in ¼ p=2 rad; À p=6 rad and À 2p=3 rad. Fig. 4(b) shows that at u in ¼ p=6 radðMax:LimitÞ, the zero sequence voltage increases to about 9 p.u at K ir = 0.9, beyond this value, a steep increase of v o occurs and is illustrated in Fig. 4(b) . For a purely reactive current compensated along with unbalance current, the phase angle of the positive sequence current u ip ¼ p=2 rad and power loss is also assumed negligible (P a ¼ P b ¼ P c ¼ 0). With the mentioned assumption, the zero sequence voltage is simplified and given as:
This equation establishes the dependency of v o on the degree of load unbalance without taking into consideration the magnitude of the compensated positive and negative sequence currents.
SDBC: zero sequence current VS degree of unbalance
The relationship of i o with degree of unbalance compensated for SDBC-based STATCOM can also be derived. Substituting (18) into (20) yields,
Dividing throughout by cos u o gives:
Substitution of tan u o from (19) into (29) gives
The solution of the instantaneous zero sequence current is:
The simplification of (29), (30) are given in Appendix B, (31) shows that i o depends on the K ir , I p and power ratios P ab / I p V p and P bc / I p V p respectively. Eq. (31) shows that the magnitude of i o flowing in the delta-configured three-phase limbs is solely dependent on the values of the compensated current I p and K ir . The equation shows that, for any degree of load unbalance i o can be found for any degree of unbalance. The operating range of a delta-connected STATCOM is still limited by the degree of load unbalance to be compensated. This limitation is determined by the maximum current flowing in each converter cluster since it is a summation of i o and the cluster compensated currents.
The relationship between the ratio of i o to the phase cluster rated current (i o /I), degree of unbalance K ir , and the phase angle of negative sequence current u in is shown in Fig. 5(a) . It can be observed that the current rating of the SDBC MMCC must be rated higher than its balanced rating under unbalanced compensation currents because i o increases as K ir increases. For this analysis the converter line current is rated at 2A.
For a purely reactive current compensated along with unbalance current, the phase positive sequence current u ip ¼ p=2 rad and power loss is also assumed negligible (P ab ¼ P bc ¼ P ca ¼ 0). With the mentioned assumption, the zero sequence current is simplified and given as: 
Eq. (32) establishes the dependency of the current circulating around the delta converter solely on the negative sequence current I n .
Another factor that influences the magnitude of i o is u in which defines the relationship between the negative sequence active and reactive currents. The maximum value of the zero sequence current is generated at specific angles of u in ¼ 5p=12 rad and À 7p=12 rad while minimum values at u in ¼ Àp=12 rad and 11p=12 rad respectively. Fig. 5(b) shows that at u in ¼ Àp=12 radðMin:LimitÞ and 5p=12 radðMax:LimitÞ, the zero sequence current rises linearly during K ir intervals of 0 to 1. 
Experimental results
Experimental validations of the above analysis have been performed on a scale-down MMCC STATCOM built in the laboratory. The experimental prototype built in the laboratory is shown in Fig. 7 . The prototype uses three phase MMCC with each phase cluster consisting of two series connected three level flying capacitor converter modules. The detailed system parameters of the experimental set up are given in Table 1 . The choice of filter inductor is 
The converter is controlled by a digital signal processor (DSP-TMS320C6713) combined with a Field Programmable Gate Array (FPGA-ActelProAsic III) connected on the DSP's external memory interface. The DSP calculates the converter voltage reference signals whilst the FPGA generates the PWM gating signals.
The degree of unbalance K ir was set up to 0.7. Figs. 8 and 9 show the experimental results for star and delta configurations respectively. The order of display is as follows: (a) shows K ir variation; (b) and (c) graphs display the supply PCC end voltage and current; (d) and (e) graphs show converter cluster voltages, and the converter cluster currents, i Cabc (star) and i Cab,bc,ca (delta). The sub-module DClink capacitor voltages, V dc_abc (star) and V dc_ab,bc,ca (delta), are shown in (f) and finally the zero sequence voltage or current denoted
For both configurations (0 < t < 0.1 s), the STATCOM performs only reactive power compensation. From t = 0.1 s, the STATCOM controller compensates load unbalance, by increasing K ir in steps of 0.21, 0.105, 0.075 and 0.05 up to 0.65 in Fig. 8 , and in steps of 0.175 up to 0.7 in Fig. 9 . Fig. 8 shows the SSBC-based STATCOM can adequately compensating for K ir up to 0.6 (0.1 < t < 0.5 s). It is observed that from K ir = 0.21, the converter starts supplying unbalanced load current (Fig. 8(e) ) to compensate load unbalance, its terminal voltage becomes unbalanced (Fig. 8(d) ), and v o starts increasing (Fig. 8   (g) ). In this case the DC-link voltages are maintained at their nominal ratings (50 V) as seen in Fig. 8 (f) . When K ir increases to 42% (0.2 < t < 0.3 s), converter terminal phase voltage becomes more unbalanced, hence pushing higher unbalanced current to rebalanced the current at PCC (Fig. 8(c) ), the magnitude of v o reaches 30 V which is 50% of the converter phase nominal voltage, causing the maximum phase voltage value rising from nominal 60 V to 90 V. Further increasing the load unbalance level from K ir = 42% up to 60%, (t < 0.5 s), the converter can still re-balance the current at PCC, even with higher maximum phase voltages due to the required zero sequence voltage v 0 reaches 80% of the nominal phase voltage level. This is because the DC-link voltages are still held to their nominal levels. However the stable compensation operation cannot be maintained when K ir > 60%. Taking K ir = 65% (0.5 < t < 0.6 s) as an example for this case, it can be seen that the reference voltage for phase c (highlighted as red) exceeds its nominal value (see Fig. 8(d) ) resulting from the zero sequence voltage reaching 60 V as shown in Fig. 8(g ). The DC-link voltages become uncontrollable as shown in Fig. 8(f) , thus resulting in distorted currents injected into the grid as seen in Fig. 8(c) ). For the SDBC STATCOM, the unbalance load is completely compensated as observed in Fig. 9 . This results in the PCC current adequately balance (see Fig. 9(c) ) also, the sub-module capacitor voltages are maintained at their rated values as shown in Fig. 9(f) .
The modulation technique applied in controlling the MMCC STATCOM is the multilevel phase-shifted PWM (PS-PWM) scheme. This has been tested for this converter topology of 2 FCC submodules (effective 4H-bridge sub-modules) per phase as presented in one of authors' previous publications [11] . Though the carrier frequency per module is 750 Hz, the PS-PWM results in the harmonics in the MMCC phase voltage waveform being eight times of the carrier frequency and its sidebands, hence the most significant harmonic frequency is 750 Â 8 = 6000 Hz and those of its sidebands. Two plots showing the converter voltage waveform and its harmonic spectra with THD of 10.39% are presented in Fig. 10 . The converter phase voltage spectra diagram shows clearly the harmonic frequencies at the specified frequency values.
To highlight the effectiveness of the STATCOM controller in compensating the positive sequence reactive current and negative sequence current at PCC, the power quality performance is shown through spectrum plot of the supply end current when using SDBC STATCOM. Fig. 11 shows that at the full compensation the current THD is a low 4.13%. This gives a clear indication of good power quality performance, since the voltage at PCC is assumed wellbalanced and harmonic free. The SSBC case is not displayed because its capability is limited, thus resulting in injected distorted current when its sub-module capacitor voltages are unstable.
Conclusion
This paper investigated the capabilities of MMCC-based STATCOMs for load unbalance compensation, and covered both star (SSBC) and delta (SDBC)-connected STATCOMs. This study has shown the following: In summary, the SDBC offers superior capability in achieving unbalanced load compensation in comparison to the SSBC-based STATCOM. In future work it is planned to extend the SSBC's operational limit by injecting third order harmonics in its zero 
